This paper presents the design and implementation of a low-pass, high-pass and a hand-pass Finite Impulse Response (FIR) Filter using SPARTAN-6 Field Programmable Gate Array (FPGA) device. The filter performance is tested using Filter Design and Analysis (FDA) and FIR tools from Mathworks. The FDA Tool is used to define the filter order and coefficients, and the FIR tool is used for Simulink simulation. The FPGA implementation is carried out using Spartan-6 LX75T-3FGG676C for different filter specifications and simulated with the help of Xilinx ISE (Integrated Software Environment). System Generator ISE design suit 14.6i is used in synthesizing and co-simulation for FPGA filter output verification. Finally, comparison is done between the results obtained from the software simulations and those from FPGA using hardware co-simulation. The simulation waveforms and synthesis reports verify the parallel implementation of FPGA which proves its effectiveness in terms of speed, resource usage and power consumption.
Introduction
In signal processing, the function of a filter is to remove unwanted parts of the signal, such as random noise, or to extract useful parts of the signal, such as the components lying within a certain frequency range [1] . The FIR filter block diagram is as shown in Figure 1 [10] .
An ideal filter is a network that allows signals of only certain frequencies to pass while blocking all others. Depending on the region of frequencies that are allowed through or not, filters are characterized as low-pass, high-pass, band-pass, band-reject and all-pass. There are many needs for electric filters, some of the more common being those used in radio and television sets, which allow tuning into a certain channel by passing its band of frequencies while filtering out those of other channels [2] .
The FIR filters are widely used in signal processing and can be implemented using programmable digital processors. Due to the high performance requirements and increasing complexity of DSP and multimedia communication applications, filters with a large number of taps are required to increase the performance in terms of high sampling rate. As a result, the filtering operations are computationally intensive and more complex in terms of hardware requirements [3] . The FIR filters perform the weighted summations of input sequences with constant coefficients in most of the signal processing and multimedia applications. The FIR filter is a digital filter widely used in Digital Signal processing applications in various fields like imaging, instrumentation and communications. Programmable digital processor signal (PDPS) can be used in implementing the FIR filter. Nowadays, to make a difference on the market, new industrial control systems have to be highly performing, very flexible and reliable. At the same time, the cost is a key issue.
In order to reduce the cost, time-to-market has to be shortened, the price of a controller device has to be cheap and its energy consumption needs to be reduced [4] . This cost reduction is all the more challenging that new industrial control systems are based on ever increasing sophisticated control algorithms which need a lot of computing resources and need reduced execution time. However, in realizing a large order filter many complex computations are needed which invariably affect the general performance of the common digital signal processors in terms of speed, cost flexibility, stability and so on.
To cope with all these challenges, designers rely more on mature digital electronics technologies that come with friendly software development tools. Following this development, a Field-Programmable Gate Array (FPGA) has become an extremely cost-effective means of realizing computationally intensive digital signal processing algorithms to improve overall system performance.
The FIR filter implementation in FPGA utilizing the dedicated hardware resources can effectively achieve application-specific integrated circuit (ASIC)-like performance while reducing development time cost and risks [4] [5]. Hence, FPGA has become the best choice for the design of signal processing system due to its greater flexibility and higher bandwidth.
In this paper FDA tool from Matlab mathematical computational package with digital signal processing toolboxes is used to design filter response and generate coefficients tables. In the proposed approach, FIR tool utilizes distributed arithmetic (DA) as shown in Figure 2 which actually uses lookup table for storing constant coefficients. So, the use of lookup tables reduces the hardware complexity and hence the new design is more efficient in terms of less area, more speed and low power consumption due to its parallel implementation on FPGA, unlike the traditional DSP that utilizes MAC (unit multiplier and add accumulator) which increases memory resources as filter order increases [6] . System Generator package provided by Xilinx is used for FPGA implementation of each filter specification. The overall filter output waveforms and synthesis reports performances under parallel implementation of FPGA are greatly enhanced with the proposed method.
FIR Filters Design
The design of an FIR filter for a specific application includes calculating the coefficients according to different criteria like filter order, sampling frequency, pass-band and stop-band frequencies, etc. The coefficient calculating could be done by different software which makes it as simple task. There are different methods used in designing Digital FIR Filters, such as Equiripple, window, least-square, frequency sampling and interpolated FIR method. In this paper, I have chosen Equiripple method because:
• It meets specifications with the least number of coefficients;
• Uses less amount of resources on FPGA for implementation;
• The weighted approximation error between the desired and actual frequency response is spread evenly across the pass-band and stop-band of the filter thereby minimizing error; • Pass-band and stop-band deviations can be specified separately.
Below is the Equiripple equation: (
where: is the best approximation frequency response; is the ideal frequency response; is the weighting function; is the Equiripple factor. Table 1 as shown below elaborates the specifications of low-pass, high-pass and band-pass filters used in this paper:
Fs is the sampling frequency; F-stop is the stop-band frequency; F-pass is the pass-band frequency; A-pass is the pass-band attenuation; A-stop is the stop-band attenuation. 
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[ ] y n = the filter output; N = the number of filter coefficients (order of filter). The value of the constant k is a minimum value for which the expression 2
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where the operator     represents rounding down to a less value. In FIR filter design, filter frequency response coefficients and the corresponding window type function must be known before filter hardware realization. Table 2 shows the transfer function equations used in different types of filters [8] .
The value of variable n ranges between 0 and N, where N is the filter order. A constant M can be expressed as
Since the variable n ranges from 0 and N, the ideal filter frequency response has N + 1 sample.
[ ] d h n is the frequency response of each individual filter classification to be designed: low-pass, highpass or band-pass filter.
The FIR filter coefficients are found using the following expression:
For direct realization of FIR filter, it is based on the direct implementation of this expression:
[ ] 
The FIR filter is graphically represented by a direct form approach [7] as shown in Figure 3 . This graphical filter design approach using Equiripple method enhances easy selections for specifying passband, filter order, and design methods, as well as provides filter response of individual specification. The FDA Tool from Mathworks as shown for low-pass filter in Figure 4 is used to generate MATLAB model design and coefficient tables based on specification. Following the same procedure, high-pass and band-pass filters are equally generated based on their specifications.
FPGA Implementation of FIR Filter
After designing the filters based on their specifications from Matlab, the Xilinx software package provided by Spartan-6 FPGA board, System Generator is then used for the appropriate FIR FPGA filter implementation for low-pass, high-pass, band-pass filter as shown in Figures 5-9 . Figure 8(a) is the input signal using chirp source when the signal is above the cut-off frequency. Figure 11 identifies the true parallelism nature of FPGA, so different processing operations do not have to compete for the same resources. Each independent processing task is assigned to a dedicated section of the chip, and can function autonomously without any influence from other logic blocks [9] . As a result, the performance of one part of the application is not affected when more processing blocks are added [3] .
Simulation Results for

Simulation Results for High-Pass FIR Filter
Simulation Results for Band-Pass FIR Filter
Parallel Implementation on FPGA
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When the three filters were combined in parallel with individual specifications, the same output waveforms for all the filters were observed which actually proved the parallelism nature of FPGA. With input signal using random source as shown in Figures 12(a)-(g) verified the comparison between the low-pass, high-pass and bandpass filters simulations from Matlab and FPGA parallel implementation.
Discussions
In this paper, a ninety two-order low-pass and band-pass and ninety nine-order high-pass FIR filter have been implemented in Spartan-6 LX75T-3FGG676C FPGA board using Xilinx Integrated Software Environment (ISE). The propose idea gives an efficient approach towards the implementation of FIR filter using Simulink and subsequent synthesis on FPGA that suited different applications unlike most previous approaches on a penalty of reducing computation speed. Table 3 shows the comparison among the filters and their parallel implementation as drafted from the synthesis reports. From Table 3 , cited from the synthesis report of the implementation, it is shown that the minimum implementation time for low-pass filter is 10.57 ns with peak memory usage of 294 MB and power consumption of 119 mW; for high-pass filter, the corresponding time is 11.16ns with peak memory usage of 300 MB and power consumption of 127 mW; for band-pass filter the corresponding time is 10.14 ns with peak usage memory of 294 MB and power consumption of 118mW. Therefore, the total period, total memory usage and power consumption for all the three filters when implemented separately are 31.87 ns, 888 MB and 364 mW as against 15.03 ns, 410 MB and 273 mW when parallel implemented on FPGA. This analysis and parameters are used to evaluate the advantages of FPGA and equally validate the effectiveness of parallel implementation of FPGA as earlier discussed.
In addition, below are some of the factors used in evaluating the advantages of FPGA: 1) Time to market-FPGA technology offers flexibility and rapid prototyping capabilities in the face of increased time-to-market concerns. You can test an idea or concept and verify it in hardware without going through the long fabrication process of custom ASIC design. It is easy to implement incremental changes and iterate on an FPGA design within hours instead of weeks;
2) Cost-The nonrecurring engineering (NRE) expense of custom ASIC design far exceeds that of FPGA-based hardware solutions. With FPGA, it means that you have no fabrication costs or long lead times for assembly. This is because system requirements often change over time, the cost of making incremental changes to FPGA designs is negligible when compared to the large expense of re-designing an ASIC;
3) Long-term maintenance-As earlier discussed, FPGA chips are field-upgradable and do not require the time and expense involved with ASIC redesign. Digital communication protocols, for example, have specifications that can change over time, and ASIC-based interfaces may cause maintenance and forward-compatibility challenges. Due to reconfigurable nature of FPGA chips, it can keep up with future modifications that might be necessary. As a product or system matures, you can make functional enhancements without spending time redesigning hardware or modifying the board layout; 4) Performance-The hardware parallelism nature of FPGAs exceed the computing power of digital signal processors (DSPs) by breaking the paradigm of sequential execution and accomplishing more per clock cycle . Controlling inputs and outputs (I/O) at the hardware level provides faster response times and specialized functionality to closely match application requirements. This again evaluates and validates the parallelism nature of FPGA; 5) Reliability-Due to the fact that software tools provide the programming environment, FPGA circuitry is truly a "hard" implementation of program execution. Processor-based systems often involve several layers of concept to help schedule tasks and share resources among multiple processes. For any given processor core, only one instruction can execute at a time, and processor-based systems are continually at risk of time-critical tasks preempting one another. Because FPGAs do not use OSs, it minimizes reliability concerns with true parallel execution and deterministic hardware dedicated to every task.
Conclusion
This paper discusses the implementation of low-pass, high-pass and band-pass FIR Digital Filters on a FPGA.
(g) Figure 12 . (a) Input signal using Random source for parallel implementation; (b) Output waveform from low-pass FIR filter using Matlab; (c) Output waveform from low-pass filter using FPGA parallel implementation; (d) Output waveform from high-pass FIR filter using Matlab; (e) Output waveform from high-pass filter using FPGA parallel implementation; (f) Output waveform from band-pass FIR filter using Matlab; (g) Output waveform from band-pass filter using FPGA parallel implementation.
